

23 ns and 65 ns Low Voltage Comparators


CMP401/CMP402

FEATURES

23 ns or 65 ns Propagation Delay Single-Supply Operation Compatible with 3 V and 5 V Logic Separate Input and Output Sections Low Power Wide Input Range: -5 V to +3.9 V

APPLICATIONS
Battery-Operated Instrumentation
Line Receivers
Level Translators
Read Channel Detection

FUNCTIONAL BLOCK DIAGRAM




NOTE: $(V_{ANALOG+}) - (V_{ANALOG-}) \ge 3V$

GENERAL DESCRIPTION

The CMP401 and CMP402 are 23 ns and 65 ns quad comparators with separate input and output supplies. Separate supplies enable the input stage to be operated from +3 V to as high as ± 6 V. The output can be supplied with either 3 V or 5 V as determined by the interface logic or available supplies. Independent input and output supplies combined with fast propagation make the CMP401 and CMP402 excellent choices for interfacing to portable instrumentation.

The CMP401 and CMP402 are specified over the extended industrial (-40°C to +125°C) temperature range. Both are available in narrow SO-16 surface-mount packages and 16-lead TSSOP.



CMP401: 20 MHz Noninverting Switching, $V_{IN} = \pm 100 \text{ mV}$

CMP401/CMP402—SPECIFICATIONS

 $\textbf{ELECTRICAL SPECIFICATIONS} \ \ (@\ V+_{ANA}=V+_{DIG}=5.0\ V,\ V_{CM}=0.1\ V,\ -40^{\circ}C \le T_{A} \le +125^{\circ}C,\ unless\ otherwise\ noted.)$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS		T				
Offset Voltage ¹	Vos	$T_A = 25^{\circ}C$			3	mV mV
Hysteresis	Vos			2	4	mV mV
Input Bias Current	I_{B}	$T_A = 25^{\circ}C$		2	3	μΑ
input bias current	I _B	1 A - 25 G			4	μΑ
Input Offset Current	I _{OS}				±3	μΑ
Input Common-Mode Voltage Range	V _{CM}		0		4.0	V
Common-Mode Rejection	CMRR	$0.1 \text{ V} \le \text{V}_{\text{CM}} \le 3.9 \text{ V}$	60			dB
Large-Signal Voltage Gain	A _{VO}	$R_L = 10 \text{ k}\Omega$		10		V/mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$			1		μV/°C
OUTPUT CHARACTERISTICS						
Output High Voltage	V _{OH}	$I_{OH} = -3.2 \text{ mA}$	4.6			V
Output Low Voltage	V _{OL}	$I_{OL} = 3.2 \text{ mA}$			0.2	V
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	V+ _{ANA} and V+ _{DIG} 2.7 V to 6 V	60			dB
Analog Supply Current – CMP401	I _{ANA}	$T_A = 25^{\circ}C$			6.5	mA
Digital Supply Current - CMP401	I_{DIG}	$V_{O} = 0 \text{ V}, R_{L} = \infty, T_{A} = 25^{\circ}\text{C}$			2.0	mA
Analog Supply Current – CMP401	I _{ANA}				8.0	mA
Digital Supply Current - CMP401	I_{DIG}	$V_O = 0 V, R_L = \infty$			2.25	mA
Analog Supply Current - CMP402	I _{ANA}	$T_A = 25^{\circ}C$			1.4	mA
Digital Supply Current – CMP402	I_{DIG}	$V_{\rm O} = 0 \text{ V}, R_{\rm L} = \infty, T_{\rm A} = 25^{\circ} \text{C}$			2.0	mA
Analog Supply Current – CMP402	I _{ANA}				1.75	mA
Digital Supply Current – CMP402	I_{DIG}	$V_O = 0 \text{ V}, R_L = \infty$			2.25	mA
DYNAMIC PERFORMANCE						
Propagation Delay - CMP401	t _P	100 mV Step with 20 mV OD				
		$T_A = 25^{\circ}C$		17	23	ns
	_ t _P	100 mV Step with 5 mV OD	—			
		$T_A = 25^{\circ}C$		33		ns
D CMP403	t _P	100 mV Step with 20 mV OD			30	ns
Propagation Delay – CMP402	t _P	100 mV Step with 20 mV OD		E 4	6.5	
		$T_A = 25^{\circ}C$		54	65	ns
	t _P	100 mV Step with 5 mV OD $T_A = 25$ °C		60		ne
	to	100 mV Step with 20 mV OD		00	75	ns ns
	t _P	100 m v Step with 20 m v OD			1.5	113

$\textbf{ELECTRICAL SPECIFICATIONS} \ \ (@\ V_{ANA} = V_{DIG} = 3.0\ V,\ V_{CM} = 0.1\ V,\ T_A = 25^{\circ}\text{C},\ unless \ otherwise \ noted.)$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS Offset Voltage ¹ Input Common-Mode Voltage Range Input Differential Voltage Range Common-Mode Rejection	$V_{OS} \\ V_{CM} \\ V_{DIFF} \\ CMRR$	$0.1 \text{ V} \le \text{V}_{\text{CM}} \le 1.9 \text{ V}$	0 ±2.0 60		4.5 2.0	mV V V dB
OUTPUT CHARACTERISTICS Output High Voltage Output Low Voltage	$V_{ m OH} \ V_{ m OL}$	$I_{OH} = -3.2 \text{ mA}$ $I_{OL} = 3.2 \text{ mA}$	2.6		0.25	V V
POWER SUPPLY Power Supply Rejection Ratio Analog Supply Current – CMP401 Digital Supply Current – CMP401 Analog Supply Current – CMP402 Digital Supply Current – CMP402	PSRR I _{ANA} I _{DIG} I _{ANA} I _{DIG}	V+ _{ANA} and V+ _{DIG} 2.7 V to 6 V $V_O = 0 \text{ V}, R_L = \infty$ $V_O = 0 \text{ V}, R_L = \infty$	60		6 1 1.2 1	dB mA mA mA
DYNAMIC PERFORMANCE Propagation Delay – CMP401 Propagation Delay – CMP402	t _P	100 mV Step with 20 mV OD 100 mV Step with 20 mV OD		32 70		ns ns

ELECTRICAL SPECIFICATIONS (@ $V \pm_{ANA} = \pm 5$ V, $V_{DIG} = 5.0$ V, $T_A = 25$ °C, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage ¹	Vos	$V_{CM} = 0 \text{ V}$			3	mV
Input Common-Mode Voltage Range	V_{CM}		-5.0		+4.0	V
Input Differential Voltage Range	V_{DIFF}		±8.0			V
Common-Mode Rejection	CMRR	$-4.9 \text{ V} \le \text{V}_{\text{CM}} \le 3.9 \text{ V}$	60			dB
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$			1	5	μV/°C
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{\pm ANA} \pm 3 \text{ V to } \pm 6 \text{ V}$	60			dB
Analog Supply Current - CMP401	I _{ANA}				6.5	mA
Digital Supply Current - CMP401	I_{DIG}	$V_O = 0 V, R_L = \infty$			2.0	mA
Analog Supply Current – CMP402	I _{ANA}				2.0	mA
Digital Supply Current – CMP402	I_{DIG}	$V_O = 0 V, R_L = \infty$			2.0	mA
DYNAMIC PERFORMANCE						
Propagation Delay - CMP401	t _P	100 mV Step with 20 mV OD			23	ns
Propagation Delay – CMP402	t _P	100 mV Step with 20 mV OD			65	ns

NOTES

REV. A -3-

 $^{^{1}}$ Offset voltage is defined as $(V_{OS+} + V_{OS-})/2$.

Specifications subject to change without notice.

CMP401/CMP402

ABSOLUTE MAXIMUM RATINGS¹

Package Type	θ_{JA}^{3}	$\theta_{ m JC}$	Units
16-Lead SO (S)	113	37	°C/W
16-Lead TSSOP (RU)	180	37	°C/W

NOTES

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
CMP401GS	-40°C to +125°C		R-16A
CMP401GRU	−40°C to +125°C		RU-16
CMP402GS	-40°C to +125°C	16-Lead SOIC	R-16A
CMP402GRU	−40°C to +125°C	16-Lead TSSOP	RU-16







Figure 1. Simplified Schematic

PIN CONFIGURATIONS









CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the CMP401/CMP402 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




¹Absolute Maximum Ratings apply to packaged parts, unless otherwise noted.


 $^{^2\}text{The}$ analog input voltage is equal to $\pm 7~\text{V}$ or the analog supply voltage, whichever is less.

 $^{{}^3\}theta_{JA}$ is specified for the worst-case conditions, i.e., θ_{JA} is specified for device soldered in circuit board for SOIC and TSSOP packages.


Typical Performance Characteristics—CMP401/CMP402




TPC 1. CMP401 Propagation Delay vs. Overdrive




TPC 2. CMP402 Propagation Delay vs. Overdrive




TPC 3. CMP401 Propagation Delay vs. Temperature – 5 mV OD




TPC 4. CMP402 Propagation Delay vs. Temperature – 5 mV OD




TPC 5. CMP401 Propagation Delay vs. Temperature – 20 mV OD




TPC 6. CMP402 Propagation Delay vs. Temperature – 20 mV OD



TPC 7. CMP401 Propagation Delay vs. Source Resistance – 20 mV OD




TPC 8. CMP402 Propagation Delay vs. Source Resistance – 20 mV OD




TPC 9. CMP401 Propagation Delay vs. Supply Voltage – 20 mV OD

REV. A -5-


CMP401/CMP402




TPC 10. CMP402 Propagation Delay vs. Supply Voltage – 20 mV OD




TPC 11. CMP401 Propagation Delay vs. Capacitive Load




TPC 12. CMP402 Propagation Delay vs. Capacitive Load




TPC 13. CMP401/CMP402 Slew Rate vs. Positive Supply Voltage




TPC 14. CMP401 Propagation Delay vs. Supply Voltage




TPC 15. CMP401/CMP402 Delta Output Swing from Power Supplies vs. Load Current



TPC 16. CMP401/CMP402 Input Offset Voltage vs. Temperature




TPC 17. CMP401 Digital Supply Current vs. Temperature




TPC 18. CMP402 Digital Supply Current vs. Temperature

-6- REV. A

Typical Performance Characteristics—CMP401/CMP402




1.6 YELL 1.2 0.8 0.0 0.0 1 2 3 4 5 DIGITAL SUPPLY VOLTAGE – V





TPC 19. CMP401 Digital Supply Current vs. Digital Supply Voltage

TPC 20. CMP402 Digital Supply Current vs. Digital Supply Voltage

TPC 21. CMP401 Analog Supply Current vs. Temperature







TPC 22. CMP402 Analog Supply Current vs. Temperature

TPC 23. CMP401 Analog Supply Current vs. Analog Supply Voltage


TPC 24. CMP402 Analog Supply Current vs. Analog Supply Voltage

REV. A -7-


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

16-Lead Narrow-SOIC (R-16A)



16-Lead TSSOP (RU-16)



Revision History

Location	Page
Data Sheet changed from REV. 0 to REV. A.	
Edits to GENERAL DESCRIPTION	
Edits to ABSOLUTE MAXIMUM RATINGS	
Edits to PACKAGE TYPE	
Edits to ORDERING GUIDE	
Deleted DICE CHARACTERISTICS	
Edits to CMP401/CMP402 PIN CONFIGURATIONS	